Analyzing voltage bias and temperature induced aging effects in photonic interconnects for manycore computing

Sai Vineel Reddy Chittamuru, Ishan G. Thakkar, Sudeep Pasricha

Research output: Chapter in Book/Report/Conference proceedingConference contributionpeer-review

11 Scopus citations

Abstract

Silicon photonic interconnects are being considered for integration in future networks-on-chip (NoCs) as they can enable higher bandwidth and lower latency data transfers at the speed of light. Such photonic interconnects consist of photonic waveguides with dense-wavelength-division-multiplexing (DWDM) for signal traversal and microring resonators (MRs) for signal modulation and detection. To enable MRs to modulate and detect DWDM photonic signals, carrier injection in MRs through their voltage biasing is essential. But long-term operation of MRs with constant or time-varying temperature and voltage biasing causes aging. Such voltage bias temperature induced (VBTI) aging in MRs leads to resonance wavelength drifts and Q-factor degradation, which increases signal loss and energy delay product in photonic NoCs (PNoCs) that utilize photonic interconnects. This paper explores VBTI aging in MRs and demonstrates its impacts on PNoC architectures for the first time. Our system-level experimental results on two PNoC architectures indicate that VBTI aging increases signal loss in these architectures by up to 7.6dB and increases EDP by up to 26.8% over a span of 5 years.

Original languageEnglish
Title of host publication2017 ACM/IEEE International Workshop on System Level Interconnect Prediction, SLIP 2017
ISBN (Electronic)9781538615362
DOIs
StatePublished - Jul 11 2017
Event2017 ACM/IEEE International Workshop on System Level Interconnect Prediction, SLIP 2017 - Austin, United States
Duration: Jun 17 2017 → …

Publication series

NameInternational Workshop on System Level Interconnect Prediction, SLIP

Conference

Conference2017 ACM/IEEE International Workshop on System Level Interconnect Prediction, SLIP 2017
Country/TerritoryUnited States
CityAustin
Period6/17/17 → …

Bibliographical note

Funding Information:
This research is supported by grants from SRC, NSF (CCF-1252500, CCF-1302693), and AFOSR (FA9550-13-1-0110).

Publisher Copyright:
© 2017 ACM.

Keywords

  • Microring aging
  • Photonic network on chip
  • Process variations
  • Thermal variations

ASJC Scopus subject areas

  • Hardware and Architecture
  • Electrical and Electronic Engineering
  • Computer Science Applications
  • Applied Mathematics

Fingerprint

Dive into the research topics of 'Analyzing voltage bias and temperature induced aging effects in photonic interconnects for manycore computing'. Together they form a unique fingerprint.

Cite this