Implementation of a five-input majority gate, full adder, and full subtractor using multiple layers in nanomagnetic logic is proposed. Correct functionality of the designs was verified through the use of a special purpose Verilog library.
|Number of pages||3|
|State||Published - Sep 15 2016|
ASJC Scopus subject areas
- Electrical and Electronic Engineering