Eliminating Memory Fragmentation within Partitionable SIMD/SPMD Machines

Mark A. Nichols, Howard Jay Siegel, Henry G. Dietz, Russell W. Quong, Wayne G. Nation

Research output: Contribution to journalArticlepeer-review

6 Scopus citations


Efficient data layout is an important aspect of the compilation process. A model for the creation of “perfect” memory maps for large-scale parallel machines capable of user-controlled partitionable SIMD/SPMD operation is developed. The term “perfect” implies that no memory fragmentation occurs and ensures that the memory map size is kept to a minimum. The major constraint on solving this problem is one based on the single program nature of both the SIMD and SPMD modes of parallelism. Specifically, it is assumed all processors within the same submachine use identical addresses to access corresponding data items in each of their local memories. Necessary and sufficient conditions are derived for being able to create “perfect” memory maps and these results are applied to several partitionable interconnection networks.

Original languageEnglish
Pages (from-to)290-303
Number of pages14
JournalIEEE Transactions on Parallel and Distributed Systems
Issue number3
StatePublished - Jul 1991


  • Compilers
  • Partitionable machines
  • interconnection networks
  • memory fragmentation
  • parallel processing
  • parallel processing

ASJC Scopus subject areas

  • Signal Processing
  • Hardware and Architecture
  • Computational Theory and Mathematics


Dive into the research topics of 'Eliminating Memory Fragmentation within Partitionable SIMD/SPMD Machines'. Together they form a unique fingerprint.

Cite this