TY - JOUR
T1 - High-on/off-ratio graphene nanoconstriction field-effect transistor
AU - Lu, Ye
AU - Goldsmith, Brett
AU - Strachan, Douglas R.
AU - Lim, Jong Hsien
AU - Luo, Zhengtang
AU - Johnson, A. T.Charlie
N1 - Copyright:
Copyright 2018 Elsevier B.V., All rights reserved.
PY - 2010/12/6
Y1 - 2010/12/6
N2 - A method is reported to pattern monolayer graphene nanoconstriction field-effect transistors (NCFETs) with critical dimensions below 10 nm. NCFET fabrication is enabled by the use of feedback-controlled electromigration (FCE) to form a constriction in a gold etch mask that is first patterned using conventional lithographic techniques. The use of FCE allows the etch mask to be patterned on size scales below the limit of conventional nanolithography. The opening of a confinement-induced energy gap is observed as the NCFET width is reduced, as evidenced by a sharp increase in the NCFET on/off ratio. The on/off ratios obtained with this procedure can be larger than 1000 at room temperature for the narrowest devices; this is the first report of such large room-temperature on/off ratios for patterned graphene FETs. High-on/off-ratio graphene transistors are fabricated using feedback-controlled electromigration to create etch masks for features down to 10 nm. By creating single constriction transistors rather than nanoribbons or quantum dots, the on-state resistance of the graphene is relatively high (50 kΩ), while large on/off ratios are maintained, even at room temperature.
AB - A method is reported to pattern monolayer graphene nanoconstriction field-effect transistors (NCFETs) with critical dimensions below 10 nm. NCFET fabrication is enabled by the use of feedback-controlled electromigration (FCE) to form a constriction in a gold etch mask that is first patterned using conventional lithographic techniques. The use of FCE allows the etch mask to be patterned on size scales below the limit of conventional nanolithography. The opening of a confinement-induced energy gap is observed as the NCFET width is reduced, as evidenced by a sharp increase in the NCFET on/off ratio. The on/off ratios obtained with this procedure can be larger than 1000 at room temperature for the narrowest devices; this is the first report of such large room-temperature on/off ratios for patterned graphene FETs. High-on/off-ratio graphene transistors are fabricated using feedback-controlled electromigration to create etch masks for features down to 10 nm. By creating single constriction transistors rather than nanoribbons or quantum dots, the on-state resistance of the graphene is relatively high (50 kΩ), while large on/off ratios are maintained, even at room temperature.
KW - fabrication
KW - field-effect transistors
KW - graphene
KW - nanoconstriction
UR - http://www.scopus.com/inward/record.url?scp=78649935320&partnerID=8YFLogxK
UR - http://www.scopus.com/inward/citedby.url?scp=78649935320&partnerID=8YFLogxK
U2 - 10.1002/smll.201001324
DO - 10.1002/smll.201001324
M3 - Article
C2 - 20979245
AN - SCOPUS:78649935320
SN - 1613-6810
VL - 6
SP - 2748
EP - 2754
JO - Small
JF - Small
IS - 23
ER -