High speed efficient N bit by N bit division algorithm and architecture based on ancient Indian vedic mathematics

Himanshu Thapliyal, Hamid R. Arabnia

Research output: Chapter in Book/Report/Conference proceedingConference contributionpeer-review

4 Scopus citations

Abstract

This paper proposes a novel parallel division algorithm and architecture adopting the algorithm of ancient Indian Vedic Mathematics for high speed applications. In the proposed architecture, the grouping of bits 4 at time is done for operands (dividend and divisor). The design implementation is described in both at gate level and high level RTL code (behavioural level) using Verilog Hardware Description Language. The design code is tested using Veriwell Simulator. The code is synthesized in Synopsys FPGA Express using: Xilinx, Family: Spartan Svq300, Speed Grade: -4. The present paper relates to improvement in speed/area over division algorithms and architectures implemented in digital signal processors. In FPGA implementation it has been found that the proposed division algorithm and architecture is faster than architectures based on restore and non restore division algorithms.

Original languageEnglish
Title of host publicationProceedings of the International Conference on Embedded Systems and Applications ESA'04 - Proceedings of the INternational Conference on VLSI, VLSI'04
EditorsH.R. Arabnia, M. Guo, L.T. Yang
Pages413-416
Number of pages4
StatePublished - 2004
EventProceedings of the International Conference on Embedded Systems and Applications ESA'04 - Proceedings of the International Conference on VLSI, VLSI'04 - Las Vegas, NV, United States
Duration: Jun 21 2004Jun 24 2004

Publication series

NameProceedings of the International Conference on Embedded Systems and Applications ESA'04 - Proceedings of the International Conference on VLSI, VLSI'04

Conference

ConferenceProceedings of the International Conference on Embedded Systems and Applications ESA'04 - Proceedings of the International Conference on VLSI, VLSI'04
Country/TerritoryUnited States
CityLas Vegas, NV
Period6/21/046/24/04

Keywords

  • Non Restoring Division Algorithm
  • Restoring Division Algorithm
  • Vedic Mathematics

ASJC Scopus subject areas

  • General Engineering

Fingerprint

Dive into the research topics of 'High speed efficient N bit by N bit division algorithm and architecture based on ancient Indian vedic mathematics'. Together they form a unique fingerprint.

Cite this