Low-power and energy-efficient full adders with approximate adiabatic logic for edge computing

Wu Yang, Himanshu Thapliyal

Research output: Chapter in Book/Report/Conference proceedingConference contributionpeer-review

3 Scopus citations

Abstract

The growing demands of data-intensive applications running on IoT edge devices require low-power and energyefficient circuits. Adiabatic logic recycles the energy and can develop energy-efficient circuits. Further, error-tolerant applications use approximate computing to reduce power consumption and area. Therefore, to investigate the benefits of approximate computing combined with adiabatic logic, we propose two adiabatic logic based approximate adders. The proposed approximate adders use the advantage of dual-rail logic to shrink the overall size and reduce energy consumption. The two proposed designs are True Sum Approximate Adder (TSAA) and True Carry-out Approximate Adder (TCAA). TSAA is approximating the Carryout based on the accurate Sum, and TCAA is approximating the Sum based on the accurate Carryout. We performed simulations using 45nm technology in Cadence Spectre. Comparing with CMOS based accurate mirror adder (AMA) at 100 MHz, a power-saving of 83.26% and energy saving of 66.54% in PFAL based TSAA (PFAL: Positive Feedback Adiabatic Logic) is achieved. Further, we achieved a power saving of 87.22% and an energy saving of 74.43% in PFAL based TCAA compared to CMOS based accurate mirror adder (AMA). It is illustrated that PFAL based TCAA consumes 24.0% less power and energy per cycle compared to PFAL based TSAA.

Original languageEnglish
Title of host publicationProceedings - 2020 IEEE Computer Society Annual Symposium on VLSI, ISVLSI 2020
Pages312-315
Number of pages4
ISBN (Electronic)9781728157757
DOIs
StatePublished - Jul 2020
Event19th IEEE Computer Society Annual Symposium on VLSI, ISVLSI 2020 - Limassol, Cyprus
Duration: Jul 6 2020Jul 8 2020

Publication series

NameProceedings of IEEE Computer Society Annual Symposium on VLSI, ISVLSI
Volume2020-July
ISSN (Print)2159-3469
ISSN (Electronic)2159-3477

Conference

Conference19th IEEE Computer Society Annual Symposium on VLSI, ISVLSI 2020
Country/TerritoryCyprus
CityLimassol
Period7/6/207/8/20

Bibliographical note

Publisher Copyright:
© 2020 IEEE.

Keywords

  • Adiabatic logic
  • Approximate computing
  • Edge Computing
  • Power saving

ASJC Scopus subject areas

  • Hardware and Architecture
  • Control and Systems Engineering
  • Electrical and Electronic Engineering

Fingerprint

Dive into the research topics of 'Low-power and energy-efficient full adders with approximate adiabatic logic for edge computing'. Together they form a unique fingerprint.

Cite this