Verilog Coding Style for Efficient Synthesis in FPGA

Himanshu Thapliyal, M. B. Srinivas, Rameshwar Rao, Hamid R. Arabnia

Research output: Chapter in Book/Report/Conference proceedingConference contributionpeer-review

Fingerprint

Dive into the research topics of 'Verilog Coding Style for Efficient Synthesis in FPGA'. Together they form a unique fingerprint.

Engineering

Computer Science