Ir directamente a la navegación principal Ir directamente a la búsqueda Ir directamente al contenido principal

Application of high pressure deuterium annealing for improving the hot carrier reliability of CMOS transistors

  • Lee Jinju
  • , Kangguo Cheng
  • , Zhi Chen
  • , Karl Hess
  • , Joseph W. Lyding
  • , Kim Young-Kwang
  • , Lee Seung
  • , Kim Young-Wug
  • , Suh Kwang-Pyuk

Producción científica: Articlerevisión exhaustiva

45 Citas (Scopus)

Resumen

We present the effect of high pressure deuterium annealing on hot carrier reliability improvements of CMOS transistors. High pressure annealing increases the rate of deuterium incorporation at the SiO2/Si interface. We have achieved a significant lifetime improvement (90 ×) from fully processed wafers (four metal layers) with nitride sidewall spacers and SiON cap layers. The improvement was determined by comparing to wafers that were annealed in a conventional hydrogen forming gas anneal. The annealing time to achieve the same level of improvement is also significantly reduced. The increased incorporation of D at high pressure was confirmed by the secondary ion mass spectrometry characterization.

Idioma originalEnglish
Páginas (desde-hasta)221-223
Número de páginas3
PublicaciónIEEE Electron Device Letters
Volumen21
N.º5
DOI
EstadoPublished - may 2000

Nota bibliográfica

Funding Information:
The authors would like to thank Dr. J. Jonas for his helpful discussions and support for building the high pressure furnace. They would also like thank J. E. Baker for her discussions and help on SIMS analysis. The use of the SIMS facility, which was supported by the U.S. Department of Energy, is gratefully acknowledged.

Funding Information:
Manuscript received October 20, 1999; revised February 3, 2000. This work was supported by the Office of Naval Research under Grants N00014-92-J-1519 and N00014-98-I-0604 and by the Beckman Institute for Advanced Science and Technology at the University of Illinois. The review of this letter was arranged by Editor T.-J. King.

Financiación

The authors would like to thank Dr. J. Jonas for his helpful discussions and support for building the high pressure furnace. They would also like thank J. E. Baker for her discussions and help on SIMS analysis. The use of the SIMS facility, which was supported by the U.S. Department of Energy, is gratefully acknowledged. Manuscript received October 20, 1999; revised February 3, 2000. This work was supported by the Office of Naval Research under Grants N00014-92-J-1519 and N00014-98-I-0604 and by the Beckman Institute for Advanced Science and Technology at the University of Illinois. The review of this letter was arranged by Editor T.-J. King.

FinanciadoresNúmero del financiador
Beckman Institute for Advanced Science and Technology at the University of Illinois
Office of Naval ResearchN00014-98-I-0604, N00014-92-J-1519
Michigan State University-U.S. Department of Energy (MSU-DOE) Plant Research Laboratory

    ASJC Scopus subject areas

    • Electronic, Optical and Magnetic Materials
    • Electrical and Electronic Engineering

    Huella

    Profundice en los temas de investigación de 'Application of high pressure deuterium annealing for improving the hot carrier reliability of CMOS transistors'. En conjunto forman una huella única.

    Citar esto